- 410 pages
- English
- ePUB (mobile friendly)
- Available on iOS & Android
VLSI Architectures for Modern Error-Correcting Codes
About this book
Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications demand codes with better error-correcting capability. On the other hand, the design and implementation of those high-gain error-correcting codes pose many challenges. They usually involve complex mathematical computations, and mapping them directly to hardware often leads to very high complexity.
VLSI Architectures for Modern Error-Correcting Codes serves as a bridge connecting advancements in coding theory to practical hardware implementations. Instead of focusing on circuit-level design techniques, the book highlights integrated algorithmic and architectural transformations that lead to great improvements on throughput, silicon area requirement, and/or power consumption in the hardware implementation.
The goal of this book is to provide a comprehensive and systematic review of available techniques and architectures, so that they can be easily followed by system and hardware designers to develop en/decoder implementations that meet error-correcting performance and cost requirements. This book can be also used as a reference for graduate-level courses on VLSI design and error-correcting coding. Particular emphases are placed on hard- and soft-decision Reed-Solomon (RS) and Bose-Chaudhuri-Hocquenghem (BCH) codes, and binary and non-binary low-density parity-check (LDPC) codes. These codes are among the best candidates for modern and emerging applications due to their good error-correcting performance and lower implementation complexity compared to other codes. To help explain the computations and en/decoder architectures, many examples and case studies are included.
More importantly, discussions are provided on the advantages and drawbacks of different implementation approaches and architectures.
Frequently asked questions
- Essential is ideal for learners and professionals who enjoy exploring a wide range of subjects. Access the Essential Library with 800,000+ trusted titles and best-sellers across business, personal growth, and the humanities. Includes unlimited reading time and Standard Read Aloud voice.
- Complete: Perfect for advanced learners and researchers needing full, unrestricted access. Unlock 1.4M+ books across hundreds of subjects, including academic and specialized titles. The Complete Plan also includes advanced features like Premium Read Aloud and Research Assistant.
Please note we cannot support devices running on iOS 13 and Android 7 or earlier. Learn more about using the app.
Information
Table of contents
- Cover Page
- Half title
- Title Page
- Copyright Page
- Dedication
- Contents
- Preface
- List of Figures
- List of Tables
- 1 Finite field arithmetic
- 2 VLSI architecture design fundamentals
- 3 Root computations for polynomials over finite fields
- 4 Reed-Solomon encoder & hard-decision and erasure decoder architectures
- 5. Algebraic soft-decision Reed-Solomon decoder architectures
- 6 Interpolation-based Chase and generalized minimum distance decoders
- 7 BCH encoder & decoder architectures
- 8 Binary LDPC codes & decoder architectures
- 9 Non-binary LDPC decoder architectures
- Bibliography
- Index