
- 463 pages
- English
- PDF
- Available on iOS & Android
About this book
This book provides complete step-by-step guidance on the physical implementation of modern integrated circuits, showing you their limitations and guiding you through their common remedies. The book describes today's manufacturing techniques and how they impact design rules. You will understand how to build common high frequency devices such as inductors, capacitors and T-coils, and will also learn strategies for dealing with high-speed routing both on package level and on-chip applications. Numerous algorithms implemented in Python are provided to guide you through how extraction, netlist comparison and design rule checkers can be built. The book also helps you unravel complexities that effect circuit design, including signal integrity, matching, IR drop, parasitic impedance and more, saving you time in addressing these effects directly. You will also find detailed descriptions of software tools used to analyze a layout database, showing you how devices can be recognized and connectivity accurately assessed. The book removes much of fog that often hides the inner workings of layout related software tools and helps you better understand: the physics of advanced nodes, high speed techniques used in modern integrated technologies, and the inner working of software used to analyze layout databases. This is an excellent resource for circuit designers implementing a schematic in a layout database, especially those involved in deep submicron designs, as well as layout designers wishing to deepen their understanding of modern layout rules.
Frequently asked questions
- Essential is ideal for learners and professionals who enjoy exploring a wide range of subjects. Access the Essential Library with 800,000+ trusted titles and best-sellers across business, personal growth, and the humanities. Includes unlimited reading time and Standard Read Aloud voice.
- Complete: Perfect for advanced learners and researchers needing full, unrestricted access. Unlock 1.4M+ books across hundreds of subjects, including academic and specialized titles. The Complete Plan also includes advanced features like Premium Read Aloud and Research Assistant.
Please note we cannot support devices running on iOS 13 and Android 7 or earlier. Learn more about using the app.
Information
Table of contents
- Layout Techniques for Integrated Circuit Designers
- Contents
- Preface
- Chapter 1 Introduction
- Part I: Manufacturing and Physical Layout Techniques
- Chapter 2 Preliminaries
- Chapter 3 Device Formation in Layout
- Chapter 4 Layout with Ultrasmall Geometry CMOS Technologies
- Chapter 5 Layout with Bipolar Technologies SiGe
- Chapter 6 Aspects of High-Speed Layout 10–100+ GHz
- Part II: Layout Verification Techniques
- Chapter 7 Extraction Techniques
- Chapter 8 Netlist Comparators
- Chapter 9 Design Rule Checkers
- 9.1 Implementations of Design Rules
- 9.2 Summary
- Exercies
- References
- Acronyms and Abbreviations
- Index