
SiP System-in-Package Design and Simulation
Mentor EE Flow Advanced Design Guide
- English
- ePUB (mobile friendly)
- Available on iOS & Android
About this book
An advanced reference documenting, in detail, every step of a real System-in-Package (SiP) design flow
Written by an engineer at the leading edge of SiP design and implementation, this book demonstrates how to design SiPs using Mentor EE Flow. Key topics covered include wire bonding, die stacks, cavity, flip chip and RDL (redistribution layer), Embedded Passive, RF design, concurrent design, Xtreme design, 3D real-time DRC (design rule checking), and SiP manufacture.
Extensively illustrated throughout, System in Package Design and Simulation covers an array of issues of vital concern for SiP design and fabrication electronics engineers, as well as SiP users, including:
- Cavity and sacked dies design
- FlipChip and RDL design
- Routing and coppering
- 3D Real-Time DRC check
- SiP simulation technology
- Mentor SiP Design and Simulation Platform
Designed to function equally well as a reference, tutorial, and self-study, System in Package Design and Simulation is an indispensable working resource for every SiP designer, especially those who use Mentor design tools.
Trusted by 375,005 students
Access to over 1 million titles for a fair monthly price.
Study more efficiently using our study tools.
Information
Table of contents
- Cover
- Title Page
- Copyright
- Table of Contents
- About the Author
- Preface
- Chapter 1: SiP Design and Simulation Platform
- Chapter 2: Introduction to Package
- Chapter 3: The SiP Production Process
- Chapter 4: New Package Technologies
- Chapter 5: SiP Design and Simulation Flow
- Chapter 6: Central Library
- Chapter 7: Schematic Input
- Chapter 8: Multi-board Project Management and Concurrent Schematic Design
- Chapter 9: Layout Creation and Setting
- Chapter 10: Constraint Rules Management
- Chapter 11: Wire Bond Design
- Chapter 12: Cavity and Chip Stack Design
- Chapter 13: Flip Chip and RDL Design
- Chapter 14: Route and Plane
- Chapter 15: Embedded Passives Design
- Chapter 16: RF Circuit Design
- Chapter 17: Concurrent Layout Design
- Chapter 18: 3D Real-time DRC
- Chapter 19: Design Review
- Chapter 20: Manufacturing Data Output
- Chapter 21: SiP Simulation Technology
- Reference Materials
- Postscript and Thanks
- Index
- End User License Agreement
Frequently asked questions
- Essential is ideal for learners and professionals who enjoy exploring a wide range of subjects. Access the Essential Library with 800,000+ trusted titles and best-sellers across business, personal growth, and the humanities. Includes unlimited reading time and Standard Read Aloud voice.
- Complete: Perfect for advanced learners and researchers needing full, unrestricted access. Unlock 1.4M+ books across hundreds of subjects, including academic and specialized titles. The Complete Plan also includes advanced features like Premium Read Aloud and Research Assistant.
Please note we cannot support devices running on iOS 13 and Android 7 or earlier. Learn more about using the app